µo·s¸ÜÃD
¥´¦L

C8051F340ªºWDT

1.
F340 datasheet ¡÷ Table 9.4. Interrupt Summary¡A³o¸Ì¦³»¡©ú¤F­þ¨Ç Interrupt device flag ¥i¥H Bit addressable ¤Î­þ¨Ç¤£¦æªº¡A¦Ó Timer3 ¬OÄݩ󤣦æ Bit addressable device¡A¥¦¥²¶·¥Î and¡Bor ªº¤è¦¡¨Ó set Flag¡A½Ðª`·N¡C

2.
¦b 8051 ¨t²Î¸Ì¡A©Ò¦³ SFR ¼È¦s¾¹³£¬O 8bit Ū¼g¡A¦b C »y¨¥ùØ¡A­Y­n±Ä¥Î 16bit  Åª¼g»Ý¦Û¦æ«Å§iÅܼơC
¨Ò¡G
    ­Y sfr  TMR2L =  0xCC;  ¤Î sfr  TMR2H =  0xCD;
   «h¥i«Å§i   sfr16 TMR2 = 0xCC;
   §Y¥i¨Ï¥Î ¡÷ TMR2 = 0x1234;

TOP

µo·s¸ÜÃD